A : A radiation-hard quad-channel 12-bit 40 MSPS pipeline analog-to-digital converter (ADC) has been designed for the trigger readout electronics Phase-I upgrade of the ATLAS Liquid Argon calorimeter, at the CERN Large Hadron Collider. The final version of the custom design, fabricated in a commercial 130 nm CMOS process, is presented and found to meet the system requirements for analog performance and radiation tolerance. The procedure for quality control of 17200 ADCs is described and the results are presented.
Introduction
This articles describes the design and performance of a radiation-hard quad-channel 40 MSPS pipeline analogto-digital converter (ADC), used in the new trigger readout electronics of the ATLAS Liquid Argon (LAr) calorimeter installed as part of the ATLAS Phase-I upgrade [1] .
The Large Hadron Collider (LHC) [2] at CERN is a proton-proton collider that has operated at centre-ofmass energies of 7, 8 TeV from 2010 to 2012 (Run 1) and 13 TeV from 2015 to 2018 (Run 2), with a proton bunch crossing frequency of 40 MHz. During Run 1 and Run 2, the LHC has delivered collisions at increasing rates, with a peak instantaneous luminosity of 2 × 10 34 cm -2 s -1 achieved in 2018, exceeding the design luminosity by a factor two. ATLAS [3] is a general purpose experiment composed of several subsystems that can collect data from particles produced by the high energy collisions. The ATLAS LAr calorimeter is a high-granularity sampling calorimeter that measures the energy and position of electrons, photons and jets of hadrons as they travel through the detector. The readout of the signals is performed by on-detector electronics [4] that receive, amplify and shape the calorimeter cell signals. The waveform is sampled at 40 Mega samples per second (MSPS). The information is stored in an analog buffer and then digitized on reception of a trigger accept signal, issued by the Level 1 (L1) trigger system, based on the magnitude of the signal in large regions of the detector, referred to as trigger towers. Signals for trigger towers are built by summing those from individual cells in the on-detector electronics; this part of the readout is upgraded as part of the Phase-I upgrade, and uses the ADC discussed in this article.
The Phase-I upgrade of the accelerator and detectors is taking place during a long shutdown in 2019 and 2020, with Run 3 set to begin in 2021. The LHC Phase-I upgrade will allow for instantaneous luminosities reaching 2.5 × 10 34 cm -2 s -1 . In order to cope with the increased collision rate with a constant trigger bandwidth, the trigger input signals from the LAr calorimeter are improved. The granularity of the calorimeter signals sent to L1 is increased with respect to the trigger towers, allowing for better background rejection. These "super cell" signals are digitized at MSPS on new on-detector LAr Trigger Digitizer Boards (LTDBs) and all the corresponding data are sent off-detector for digital filtering. On each LTDB, 80 ADCs are responsible for the 12-bit digitization of the analog signals from 320 supercells at 40 MSPS. The digital signals are then transmitted with custom ASICs [5] using 40 optical links at 5.12 Gbps each. The LTDB and off-detector systems responsible for the processing of the digitized signals are shown in Figure 1 .
A Phase-II upgrade will take place in a later shutdown, after Run 3 and ahead of the High-Luminosity LHC (HL-LHC) run. After this second upgrade, the LHC will be able to increase the instantaneous luminosity by another factor of 2 to 4. The Phase-II upgrade of the LAr calorimeter readout will have all cells digitized at 40 MSPS, moving the pipeline off-detector. The Phase-I upgrades are fully compatible with the plans for Phase-II.
The work described in this article is the culmination of the prototype designs described in refs. [6] and [7] . The final design stage and the production chip performance are presented, as well as quality control tests and radiation tolerance studies.
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ORx Figure 1 . Schematic diagram of the LAr trigger and readout architectures for the Phase-I upgrade of the LAr calorimeter [1] . The new components are highlighted in red.
System Specifications
The ADC is designed to receive the shaped analog signals from the LAr calorimeter super cells, which must be continuously sampled and digitized at a frequency of 40 MSPS. Due to strict power and latency budgets, each ADC must consume less than 145 mW and have latency less than 200 ns. In order to cover the energy range of interest to the trigger system with sufficient precision, a dynamic range of approximately 12 bits is required together with 10-bit precision [1] .
The ADC is expected to operate reliably through the rest of the LHC runs, for a total expected integrated luminosity of 3000 fb -1 . Radiation tolerance is one of the requirements for any electronics component located on-detector, placing strict demands on the tolerance of the component to total ionizing dose and single-event effects (SEE), which depend on detector location and corresponding levels of radiation [8] . LAr on-detector ASICs are required to be radiation tolerant to a total ionizing dose of 180 kRad, non-ionising energy loss doses of up to 4.9 × 10 12 n eq per cm 2 , and suffer at most a small number of recoverable SEEs for a total fluence of 7.7 × 10 12 hadrons per cm 2 [9] .
ADC Implementation and Operation
The chip consists of four identical ADC channels, each composed of a multiplying digital-to-analog converter (MDAC) pipeline followed by a successive approximation (SAR) ADC [7] , as shown in Figure 2 , implemented in Global Foundries CMOS 8RF 130 nm technology. The pipeline consists of four 1.5-bit stages with a nominal gain of two each, resolving the 4 most significant bits [7] . The remaining 8 least significant bits are resolved by the SAR stage. An internal Phase Lock Loop (PLL) generates a 640 MHz clock from a 40 MHz input clock, both edges of which are used for the SAR operation. The MDAC stages operate with a supply voltage of 2.5 V and a common-mode of 1.25 V, while for the SAR a supply voltage of 1.2 V with a common-mode of 0.6 V is used. The digital output of the ADC is formed in a digital data processing unit (DDPU) and the signals are serialized for output over Scalable Low-Voltage Signaling (SLVS) at 320 MHz. An I 2 C interface is used for chip control. Figure 3 shows an image of the chip layout. A digital calibration is performed to correct for capacitor mismatch in the MDAC stages. The algorithm measures the actual gain and compares it to an ideal gain of two, with the difference taken as a correction to the digital output. By design, the gains are lower than two, since gains larger than two would lead to missing codes. As a result, the dynamic range of the chip is slightly reduced with respect to the nominal 12 bits (4096 counts). The calibration constants are calculated offline but stored on chip and applied in the DDPU.
SAR comparator metastability, observed in a small fraction of prototype chips, is managed by a special circuit. When the SAR comparator input is very close to zero, its output may not have settled when strobed, returning "yes" for both conditions (see Figure 4 ), resulting in output code jumps. In prototype chips, the rate of code jumps could be driven to tens of Hz by tuning the input signal. The comparator metastability diagnosis was unambiguously confirmed by observing shorts on the ADC V re f output simultaneous with code jumps. To remove this problem, the final version of the chip includes an additional step in the SAR logic that disallows simultaneous addition and subtraction. Output code errors ("spikes") of a different nature are observed in a small percentage of the chips. These occur at no particular SAR input voltage and at different ADC outputs, with rates of few Hz. It was observed that decreasing the digital logic speed, which can be effected by reducing the digital supply voltage, V dd , below its nominal 1.2 V value, led to higher spike rates. Chips not showing any spikes during normal operation also started showing spikes for V dd < 1.2 V, again with increasing rates for decreasing voltages. An example of the V dd dependence of the rate is shown in Figure 5 for different chips. The highest V dd at which the rate drops below 1 Hz, V th , was found to be 1.15 V.
[V] dd V 1 The common-mode conversion between the different voltage domains of the pipeline (2.5 V) and the SAR (1.2 V) is understood to be a possible cause for the spikes. Increasing the SAR analog supply voltage V a to 1.3 V increases the margin for the common-mode voltage conversion. Under that condition, spikes are no longer observed in chips previously found to have them. The nominal operation point is therefore set at V a = 1.3 V, while keeping the logic supply at V dd = 1.2 V, leading to per-cent level additional power dissipation. The quality control procedure, discussed in Section 5, includes a measurement of each chip's margin with respect to this issue.
Radiation Tolerance
The radiation tolerance of the ADC chip has been studied in its different prototyping stages. The TID and SEE tests performed with previous prototypes are described in refs. [6] and [7] .
In addition to proton radiation tests, SEE cross-sections were measured using heavy ions, targeting a larger range of deposited energies and complementing the existing studies with protons. One chip packaged with a removable lid was taken to the Cyclotron Resource Centre at Louvain-la-Neuve, Belgium. It was mounted on a specialized board ( Figure 6 ). The board was then placed inside a vacuum chamber and positioned such that the beam of heavy ions was centered on the chip and incident at a perpendicular angle. Four different heavy ions were used, with characteristics detailed in Table 1 . The beam flux ranged from 2 to 15×10 3 particles/cm 2 s, with a 25 mm diameter.
During the test, the chip was powered and clocked at 40 MHz and the current draw monitored. A firmware filter identified single-event-effects as ADC output codes outside a window of ±3 counts around the expected value (the ADC inputs were left open yielding a fixed output code in the middle of the ADC range). No latchup Table 2 , as well as the calculated cross-sections. In the Table, "analog" SEUs are distinguished from "digital" SEUs: "analog" SEUs are upsets in the least significant bits of the ADC, and their rate is inversely proportional to the size of the capacitors used to measure those bits, i.e. less significant bits have higher upset rates. These SEUs effectively degrade the analog performance of the ADC, and are therefore tagged as "analog". "Digital" SEUs occur with equal probability for any ADC output bit. A signal-event-functional-interrupt (SEFI) is observed when the ADC output gets stuck at a given value, and a reset is needed to return to normal operation (but not a power cycling of the device). The dependence of the SEE rate with the LET of the heavy ion can be parameterized with a Weibull function [10] :
where A is the plateau cross-section, x 0 is such that F(x) = 0 for x < x 0 , W is a width parameter and s is a dimensionless exponent. The total cross-section values measured for all four channels are shown in Figure 7 (left), as a function of the linear energy transfer (or heavy ion). A fit to the results for one of the ADC channels is shown in Figure 7 (right), including the fit parameter results. The proton SEE cross-section can be estimated by extrapolating the fit results to the electronic dE/dx of 200 MeV protons in Si, resulting in cross-section values that are compatible with the 10 −12 cm 2 proton irradiation measurements1 [7] .
1The electronic stopping power of 200 MeV protons in silicon is 3.63 MeV cm 2 / g [11] . A proton irradiation run was also performed to characterize the low V dd spike behavior's possible dependence on fluence. One chip was irradiated at Massachussetts General Hospital with 200 MeV protons, with a total dose of 250 kRad delivered to the chip. The spike rates were measured for a range of V dd values, both before and after the irradiation, for a single channel (as shown in Figure 8 ). A dose of 250 kRad was shown to have negligible impact on the spike rates and on V th .
Quality Control
A total of 124 LAr Trigger Digitizer Boards (LTDB) are needed for the LAr calorimeter ATLAS Phase-I upgrade, each with 320 channels, using 80 quad-channel ADCs. To assemble the necessary LTDBs for the detector and spares, approximately 12000 good chips are needed. To allow for yield factors, about 17000 chips were produced and packaged in molded QFN-72 packages.
The quality control (QC) protocol aims to determine which chips are fully operational and assess their analog performance. The expected types of failure modes had been established in previous smaller-scale tests, as well as the typical chip-to-chip variability. Other characteristics, such as power consumption and latency, have been found to meet the requirements during the design phase, and are not targeted by this QC protocol. Individual chips are subjected to a series of tests while in a socket on a test board, shown in Figure 9 . The test board allows injection of sine waves of various frequencies and amplitudes, injection of a low-jitter clock signal, and chip read-out via an FPGA. The full procedure for each chip is as follows, with a maximum duration of 2 minutes per chip:
1. The chip is placed in the socket and the I 2 C connection is established after a chip and software reset.
2. The MDAC calibration is performed for each channel.
A fast (approximately 5
MHz) sine-wave is sent to the ADC inputs, scanning several amplitude values.
4.
A slow (200 Hz) sine-wave is sent to the ADC inputs, while a firmware filter identifies and counts any large jumps in the ADC output during an interval of 20 s. This is performed for three V dd values (1.14, 1.17, 1.20 V) and for each channel a spike rate is measured.
In step 3, the analog chip performance is measured by digitizing a pure sine-wave and transforming the output into the frequency domain, via a Fast Fourier Transform, using 12288 samples, as illustrated in Figure 10 . In frequency space, the signal component is compared to the harmonics and noise contributions, from which several figures of merit can be calculated, as described in Section 6. As part of the quality assurance (QA) process, prototypes and a small fraction of production chips were tested with carrier frequencies ranging from 200 kHz to 18 MHz. For the purpose of the QC, only a 5 MHz carrier frequency is used, for its proximity to the shaped pulse expected at the ADC inputs in the LAr calorimeter.
As a consequence of the observation of spikes during the QA process, the QC protocol includes the digitization of a slow (200 Hz) sine-wave, monitoring the output for jumps larger than 7 counts between two consecutive ADC samples. This measurement is performed for a set of V dd values: 1.14, 1.17, 1.20 V. 
Results
A total of 17200 chips were tested using two test benches, requiring a total of 6 sockets for the full QC (each socket being rated for 50000 insertions). Of those, approximately 15% were non-functional chips, a yield loss dominated by packaging issues (based on the error patterns observed), and consistent with yield factors found during the QA process. Only the 14661 functional chips were consider further.
Each chip was classified according to the dynamic range (DR) and effective number of bits (ENOB) of its worst performing channel. Table 3 lists the categories and their definitions, as well as how many chips fall in each. Only chips in categories A and B are accepted as having successfully passed the QC tests and are used in LTDB assembly, corresponding to a yield of approximately 88%. Chips of C and D categories are still functioning chips and can therefore be useful for spares. Chips categorized as F are those that show errors during any step of the QC test, including those with at least one channel showing non-zero spike rates for any V dd value, which occurs in less than 3 % of the chips.
The measured FFT is used to calculate each channel's ENOB, the signal to distortion ratio (SINAD) and the spurious free dynamic range (SFDR). The corresponding distributions using the data from chips in categories A, B, C and D are shown in Figure 11 and have means of 10.3-bits, 63.6 dB and 75.6 dB, respectively. The socket reduces the analog performance somewhat. Comparisons made for a few chips between measurements in sockets and with the chips soldered directly to the board indicate this reduction ranges between 0.1 and 0.5 ENOB. The dynamic range is calculated from the calibration constants and peaks at approximately 3710 ADC counts (11.9 bits), with a width of about 55 counts, or 1.5%. Finally, the noise spectral density (NSD) is plotted, with a mean of approximately -140 dBc/Hz. 
Summary
This paper summarizes the final design and quality control of a quad-channel 12-bit 40 MSPS pipeline ADC that will be installed in the ATLAS LAr calorimeter electronics readout as part of the Phase-I upgrade. The final version of the chip meets the performance requirements for operation during Run 3 and the HL-LHC and addresses the features identified during earlier design and testing stages. A total of 12838 chips were identified as having all four channels with dynamic range above 3600 counts and ENOB larger than 9.9, and were selected for assembly on the LTDB. The radiation tolerance of the ADC design was previously established for a TID up to 10 MRad, with proton SEE cross-sections measured to be of the order of 10 -12 cm 2 per ADC channel. Additional measurements of SEE cross-sections were performed using beams of heavy ions, allowing for a characterization of the ADC radiation tolerance in a wider energy range with respect to previous results using protons. 
